# UCIe™ (Universal Chiplet Interconnect Express<sup>™</sup>)

Accelerating the future of semiconductor innovations in an open source environment

Presented by Debendra Das Sharma




# Agenda

- Interconnects in Compute Landscape
- UCIe (Universal Chiplet Interconnect Express): An Open Standard for Chiplets
- Future Directions and Conclusions



# Industry landscape




#### Industry mega-trends are driving demand for faster data processing and more memory capacity / bandwidth



#### Cloudification of the Network & Edge


# Explosion of data enabling data-centric revolution





#### Source: IDC Data Age 2025

# Cloud computing landscape today








# Taxonomy, characteristics, and trends of interconnects

	Category	Type and Scale	Data Rate/ Characteristics	PHY Latency (Tx + Rx)		
Off-Package	Latency Tolerant (Narrow, very high speed)	Networking / Fabric for Data Center Scale	56/ 112 GT/s-> 224 GT/s (PAM4) 4-8 Lanes, cables/ backplane	20+ ns (+ >100 FEC)	Wir inte	
	Latency Sensitive (Wide, high speed)	Load-Store I/O Arch. Ordering (PCIe/ CXL / SMP cache coherency – PCIe PHY) Node (-> Rack)	32 GT/s (NRZ) -> PCIe Gen6 64 GT/s (PAM4) Hundreds of Lanes Power, Cost, Si-Area, Backwards Compatible, Latency, On-board -> cables/ backplanes	<10ns (Tx+ Rx: PHY-PIPE) 0-1ns FEC overhead	Da int	
On-Package	Latency Sensitive (super- wide, high speed)	Load-Store and proprietary	4 G – 32G (single-ended, NRZ) 2D, 2.5D (-> 3D) Thousands of Lanes Ultra low power, ultra low latency High b/w density	<2ns (PHY – Transaction Layer)	Pro int So int	

### Load-Store I/O: From Package/ Node to Rack / Pod





# Load-Store interconnects: PCIe and CXL

### With PCIe®: (900+ member companies)

- Memory Connected to CPU Cacheable
- Memory Connected to PCIe device is Uncacheable
- Different Ordering rules across I/O vs coherency domains
- Ubiquitous I/O for compute continuum

### With CXL<sup>™</sup>: (~200 member companies)


- Caching and memory protocols on top of PCIe
- Device can cache memory
- Memory attached to device is cacheable
- Leverages PCIe infrastructure

### PCIe and CXL very successful industry standards:


- Multi-generational, backward compatible, IP/ tools
- Compliance program with plug-and-play

On-Package Interconnects should leverage PCIe/CXL infrastructure for standardization and Load-Store Usages. Need to seamlessly move functionality from node to package to die level.





# Seamless integration from Node to Package to On-Die for reuse and better user experience



Property of Universal Chiplet Interconnect Express (UCIe) 2022



# Agenda

- Interconnects in Compute Landscape
- UCIe (Universal Chiplet Interconnect Express): An Open **Standard for Chiplets**
- Future Directions and Conclusions



Moore Predicted "Day of Reckoning"

> "It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected."\*

> > - Gordon E. Moore


""<u>Cramming more components onto integrated circuits</u>," Electronics, Volume 38, Number 8, April 19, 1965

Property of Universal Chiplet Interconnect Express (UCIe) 2022





# **Motivation**



### Align Industry around an open platform to enable chiplet based solutions

- - dies (Scale Up)
- - Smaller (better yield)
  - Reduces IP porting costs
  - Lowers product SKU cost
- cases (bespoke solutions)



Enables construction of SoCs that exceed maximum reticle size Package becomes new System-on-a-Chip (SoC) with same


Reduces time-to-solution (e.g., enables die reuse)

 Lowers portfolio cost (product & project) Enables optimal process technologies

Enables a customizable, standard-based product for specific use

Scales innovation (manufacturing and process locked IPs)

# UCIe ameliorates the increased design costs





UCIe enables mix-and-match chiplets: reuse old chiplets whose functionality has not changed



Source: IBS (as cited in IEEE Heterogeneous Integration Roadmap)

# Motivation: Cost & Manufacturing Optimization





\*Probabilistic trend by 1std dev



: https://ieeexplore.ieee.org/document/9758914

# Key Metrics and **Adoption Criteria**

### **Key Performance Indicators**

- Bandwidth density (linear & area)
  - Data Rate & Bump Pitch
- Energy Efficiency (pJ/b)
  - Scalable energy consumption
  - Low idle power (entry/exit time)
- Latency (end-to-end: Tx+Rx)
- Channel Reach
  - Technology, frequency, & BER
- Reliability & Availability
- Cost
  - Standard vs advanced packaging


### **Factors Affecting Wide Adoption**

- Interoperability
  - Full-stack, plug-and-play with existing s/w is+
  - Different usages/segments
  - Technology
    - Across process nodes & packaging options
    - Power delivery & cooling
    - Repair strategy (failure/yield improvement)
    - Debug controllability & observability
  - Broad industry support / Open ecosystem
    - Learnings from other standards efforts



### UCIe - Architected and specified from the ground-up to deliver the best KPIs while meeting wide adoption criteria

# Components of chiplet interoperability



#### **Chiplet Form Factor**

- Die size
- Bump location
- Power delivery

- SoC Reset
- Register access
- Security

#### Die-to-Die I/O (Physical Layer) •

- Electrical & thermal characteristics
- Substrate or interposer characteristics
- Length budget, pJ/bit, bit error rate, ...
- Reset, clocking, initialization, and data transfer
- Test and repair
- Technology transition -> multiple bump arrangement/ frequency



 Thermal characteristics SoC Construction (Application Layer) • Initialization (e.g., fuses)

#### Die-to-Die Protocols (Data Link to Transaction Layer)

• Link Layer, transaction Layer, etc.: PCIe/ CXL/ Raw/.... • Internal Interface standardization for plug and play IPs


Bump arrangement and characteristics

# Jumpstarting UCIe

- Focus of UCIe 1.0 Specification
  - Physical Layer: Die-to-Die I/O with industryleading KPIs
  - Protocol: CXL<sup>™</sup>/PCIe<sup>®</sup> for near term volume attach
    - SoC construction issues are addressed since CXL/PCIe is a board-to-board interface
    - CXL/PCIe addresses common use cases
      - I/O attach with PCIe/CXL.io
      - Memory use cases: CXL.mem
      - Accelerator use cases: CXL.cache
  - Well defined specification: ensure interoperability and future evolution

Physical La Initial D2D
PROTOCOL LA
DIE-TO-DIE ADA
PHYSICAL LA






# UCIe 1.0: Supports standard and advanced packages

- Standard Package: 2D cost effective, longer distance
- Advanced Package: 2.5D power-efficient, high bandwidth density
- Dies can be manufactured anywhere and assembled anywhere – can mix 2D and 2.5D in same package – Flexibility for SoC designer

### One UCIe 1.0 Spec covers both type of packaging options.





#### (Multiple Advanced Package Choices)

# Layering approach of UCIe

### Distinct Layering approach => ease of implementation and backward compatible evolution

Protocol Layer:

- PCIe 6.0, CXL 2.0, and CXL 3.0 protocols: plug and play with existing ecosystem including CSR compatibility
- Streaming protocol: any protocol including raw bits
- Connects to D2D Adapter through a well-defined interface

#### Die to Die Adapter:

- Initial Protocol / Parameter negotiation
- Multiplexing multiple protocols when needed
- Reliable data transfer (CRC/ Retry/ Flit)
- Link state / Power state management

#### PHY Layer: Physical transmit/receive, init, etc.


- PHY Logical
- Electrical/ AFE
- Sideband/ Global

#### **Config Register**

- Uses PCIe infrastructure for plug and play
- Distinct set of registers for the PHY and D2D adapters but default mapping to PCIe so that UCIe-unaware software can still run

Pr	î (
Die	<b>_</b>
Ρ	2





#### Property of Universal Chiplet Interconnect Express (UCIe) 2022

# UCIe PHY

### **Electrical AFE for main-band and side band**

• FIFO for clock drift, SERDES, Clocking, Tx/ Rx circuits

### **Logical PHY**

 Link training, Lane repair/ degrade, Lane reversal, Scrambling, Sideband training


### Main data path: One Data Slice per direction

- 16 Lanes (64 lanes) for standard (advanced) packaging
- 1 Lane of valid
- 1 differential pair of forwarded clock
- 1 Lane for background calibration

#### Sideband/Global slice per direction :


- 2 Lanes (1 Data and 1 Clock)
- Can be shared across multiple Data slices (up to 4)
- Fixed speed 800MHz from aux clock (always on)
- Aux power domain
- Used for Link Training, CSR accesses, etc.

#### Standard RDI interface to D2D Adapter





# UCIe: Configuration and RAS




RAS Feature	Standard	Adva
Lane repair	No	
Lane reversal	Yes	
Width degrade	Yes	



Die - 2			
x16	CL-0x16	<>	CL-0x16
v22	CL-0x16	<>	CL-0x16
x32	CL-1 x 16	<>	CL-1x16
	CL-0x16	<>	CL-0x16
	CL-1 x 16	<>	CL-1x16
x64	CL-2 x 16	<>	CL-2 x 16
	CL-3x16	<>	CL-3x16

(1, 2, or 4 Clusters can be combined in one UCIe Link)



Die


# UCIe usage model: SoC at package level


SoC as a Package level construct

- Standard and/ or Advanced package
- Homogeneous and/or heterogeneous chiplets
- Mix and match chiplets from multiple suppliers

Across segments: Hand-held, Client, Server, Workstation, Comms, HPC, etc.


Similar to PCIe/ CXL at board level








# UCIe usage: Off-Package connectivity with UCIe Retimers




Vision: Load-Store I/O (CXL) as the fabric across the Pod providing lowlatency and high bandwidth resource pooling/sharing as well as message passing.



### Rack/Pod Level resource pooling/ sharing with UCIe




# Usage Models Supported by UCIe



SoC Package level construction for wide range of usages from Hand-held to high-end servers

✓ Mix and match dies from multiple sources with different packaging options



Provision to extend off-package with UCIe Retimers connecting to other media (e.g., optics, electrical cable, mmWave)



UCIe / CXL through UCIe Retimer

UCIe 1.0 delivers the best KPIs while meeting the projected needs for the next 5-6 years. Wide industry leader adoption spanning semiconductor, manufacturing, assembly, & cloud segments.

# UCIe 1.0: Characteristics and Key Metrics

CHARACTERISTICS	STANDARD PACKAGE	ADVANCED PACKAGE	COMMENTS
Data Rate (GT/s)	4, 8, 12, 16, 24, 32		Lower speeds must be device)
Width (each cluster)	16	64	Width degradation in
Bump Pitch (um)	100 - 130	25 - 55	Interoperate across b
Channel Reach (mm)	<= 25	<=2	

	KPIs/TARGET FOR KEY METRICS	STANDARD PACKAGE	ADVANCED PACKAGE	COMMENTS	
	B/W Shoreline (GB/s/mm)	28 – 224	165 - 1317	Conservatively estima data rate (4G - 32G)	
	B/W Density (GB/s/mm <sup>2</sup> )	22-125	188-1350		
	Power Efficiency target (pJ/b)	0.5	0.25		
	Low-power entry/exit latency	0.5ns <=16G, 0.5-1ns >=24G		Power savings estimat	
	Latency (Tx + Rx)	< 2ns		Includes D2D Adapter	
	Reliability (FIT)	0 < FIT (Failure In Time) << 1		FIT: #failures in a billi	



e supported -interop (e.g., 4, 8, 12 for 12G

Standard, spare lanes in Advanced

pump pitches in each package type across nodes


ated: AP: 45u; Standard: 110u; Proportionate to

ated at >= 85%

r and PHY (FDI to bump and back)


llion hours (expecting ~1E-10) w/ UCIe Flit Mode

## Ingredients of broad inter-operable chiplet ecosystem



**Predictable path to design compliance with UCIe** 






#### Test Tools And Procedures

Test H/W & S/W Validates Test criteria

- Compliance
- Interoperability



(Clear Test Output)

# Organizational Update – July 2022

### UCIe Consortium is now **incorporated!**

- Intellectual Property Rights (IPR) protection is in place for members. •
  - Members include:
    - Adopters: Companies interested in building products
    - Contributors: Companies invested in helping to define future standards (working group participants)
    - Promoters: Board of Directors and leadership
- New working groups have formed to support:
  - Electrical exploring electrical solution elements (including mainband and sideband)
  - Protocol advancing the protocol layer, D2D adapter, Logical PHY, and Interface
  - Form Factor/Compliance furthering compliance, testing, and debugging, mechanical elements, Thermal, and forward-looking form-factor solutions (e.g., 3D)
  - Manageability/Security exploring manageability extensions
  - Systems & Software managing configuration and parameters
  - Marketing outreach to the industry

### We have welcomed two new Board members Alibaba Group and NVIDIA!





# Board Members

**Alibaba** Group



Leaders in semiconductors, packaging, IP suppliers, foundries, and cloud service providers are joining together to drive The open chiplet ecosystem.

### JOIN US!

Google Cloud





Qualcom






### 🔿 Meta



# SAMSUNG



# Agenda

- Interconnects in Compute Landscape
- UCIe (Universal Chiplet Interconnect Express): An Open Standard for Chiplets
- Future Directions and Conclusions



# Summary

- UCIe Consortium is now incorporated and introduced two newly-elected Board members Alibaba Group • and NVIDIA.
- Chiplets and D2D interface are essential to the compute continuum
  - Power-efficient performance, yield optimization, different functions, custom solutions, costeffective
- UCIe standardization will propel the development an open ecosystem •
  - Open plug-and-play "slot" at package level will unleash innovations
  - Evolution needs to track the underlying packaging technology to deliver compelling metrics
- Form-factor, New Protocols, and manageability are some other areas for innovation
- UCIe Consortium welcomes interested companies and institutions to join the organization at the • Contributor and Adopter level.
- Established 5 Technical Working Groups (Electrical, Protocol, Form Factor/Compliance, Manageability / • Security, Systems and Software) and Marketing Working Group
- Learn more by visiting www.UCIexpress.org •



# Thank You

www.UCIexpress.org

Property of Universal Chiplet Interconnect Express (UCIe) 2022

